D evelopment of highly conducting electrodes and semiconducting channels with high transparency and flexibility is crucial for the fabrication of transparent and/or flexible electronic devices. In particular, a transistor structure that uses graphene and nanowire, which are the most promising materials for use as electrodes and semiconductors, is a very remarkable candidate. Despite their low thickness, two-dimensional graphene sheet structures have attracted attention as a potential material for the metal electrodes of next-generation displays and integrated circuits because of their high conductivity, optical transparency, and mechanical flexibility. [1] [2] [3] [4] To increase the applicability of graphene as a transparent and flexible conducting electrode in displays and integrated circuits, several studies on thickness control, adhesion characteristics, and large-scale patterning of graphene have been conducted. 1, [5] [6] [7] Moreover, since nanowires, which are one-dimensional single-crystal materials, can be effectively integrated into a nanoscale device, the possibilities of using them for the operation of nanointegrated circuits and displays are increasing. [8] [9] [10] Substituting graphene thin films for conventional metal thin films such as indium tin oxide (ITO), Au, and Al may lead to higher transparency and potential application to flexible and stretchable devices that incorporate nanowire transistors. Moreover, because graphene grown on a separate substrate can be transferred at room temperature, the processing temperature of device fabrication can be dramatically reduced. However, in previous studies on graphene application devices, graphene was first transferred onto a flat film on a substrate where devices were to be fabricated and patterned. Nanowires or other thin films (pentacene, Ti, Au or Pt) were then formed on the patterned graphene. [11] [12] [13] [14] This type of device structure limits its usage in various electronic devices. The mechanical contact may result in poor contact properties between graphene and nanowires, which have been considered as a limitation for the fabrication of highperformance electronic devices. In order to overcome this issue, it is necessary for graphene to be transferrable regardless of the sublayer patterns on the substrate, as well as to provide excellent contact properties with nanowires.
In this study, highly transparent In 2 O 3 nanowire transistors were fabricated by a one-step process in which graphene gate and source-drain electrodes were formed simultaneously. The electrical characteristics of the fabricated topgate-structural In 2 O 3 nanowire transistor with graphene gate-source-drain electrodes, as well as the contact properties between the In 2 O 3 nanowire and graphene source-drain electrodes, were investigated.
The fabrication flow of In 2 O 3 nanowire transistors using one-step-processed graphene gate-source-drain electrodes is shown in Fig. 1 . In 2 O 3 nanowires (band gap: 2.9 eV) used in a semiconducting channel were grown on a SiO 2 /Si wafer using a chemical vapor deposition method that utilized the Au nanoparticles.
15) The SiO 2 /Si wafer with grown In 2 O 3 nanowires was then put into an isopropyl alcohol (IPA) and treated with ultrasonification to separate the In 2 O 3 nanowires from the substrate. Following this procedure, a randomly distributed In 2 O 3 nanowire channel was formed by dispersing the IPA solution with nanowires on a transparent quartz substrate. On top of that, SiO 2 that had a thickness of 50 nm was sputtered to form a gate-insulating layer restricted to the nanowire channel area. The graphene layer, used as gate and source-drain electrodes, was grown on a Ni foil in a conventional thermal chemical vapor deposition system. 16) A separately grown graphene layer was transferred to the whole area of the device substrate and a photoresist (PR) was left only on the areas of source, drain, and gate electrodes. To complete the fabrication of the device, a single-step graphene transfer process, in which only source-gate-drain electrodes were kept after the non-PR coated graphene area was removed using the argon-based dry etching process (power of $150 W and time of $60 s), was employed, and gate and source-drain electrodes were formed simultaneously. The electrical characteristics of the fabricated devices were measured using a semiconductor device analyzer (Agilent B1500A). Representative transistor characteristics were threshold voltage (V th ), subthreshold slope (SS, the difference between gate bias voltage (V gs ) at I ds ¼ 10 nA and V gs at
, off-current (I off , minimum value of I ds ), on-off current ratio (I on =I off ), and field effect mobility ( eff ). eff was extracted from the gate-to-channel capacitance that was given by
where the effective dielectric constant of the sputtered SiO 2 was $3:53 and L ch =r nw =t ox are channel length, radius of nanowire and gate oxide thickness respectively.
Figure 2(a) shows the cross-sectional view of an In 2 O 3 nanowire transistor that consists of graphene-based gatesource-drain electrodes. The inset of Fig. 2(a) shows the field-emission scanning electron microscopy (FE-SEM) image of the nanowire channel region of the representative device. The channel length and diameter of the representative device were $7:8 m and 60 nm, respectively. The conventional top-gate-structural transistors are usually fabricated in a process that consists of several phases: i) channel formation, ii) formation of source-drain electrodes, iii) deposition of gate insulator, and iv) fabrication of gate electrodes. However, for the structures reported in this study, gate-source-drain electrodes were fabricated simultaneously after the nanowire channel and gate insulator were formed. Therefore, in comparison with the existing transistor structures, the advantages of the structure in this study were a simplified process and reduced time and cost for device fabrication; these advantages stemmed from the simplified photolithography and etching process. Figure 2(b) shows the optical transmittance values measured in the area of the topgate-structural In 2 O 3 nanowire transistor with graphene gate-source-drain electrodes that were fabricated on a quartz substrate. The transmittance values of a bare quartz substrate that had no pattern were measured as 93.3-93.7% in the visible range (400-780 nm). However, the transmittance of a substrate on which top-gate-structural In 2 O 3 nanowire transistor arrays with graphene gate-source-drain electrodes were fabricated ranged from 88.5 to 90.3%. Considering the transmittance of 82% that is obtained when gate and sourcedrain electrodes are fabricated using ITO metal with In 2 O 3 nanowires as a channel, 9) graphene electrodes are expected to considerably enhance transparency. Since the most part of device on the substrate consists of gate and source-drain electrodes, the optical transmission of graphene electrodes might have the main role on transmittance. Note that the optical transmission of graphene thin film (89.5-91.4%) is much higher than that of ITO thin film with 100 nm of thickness (74.6-86.7%) in the range of 400-780 nm. The inset of Fig. 2(b) shows the optical image of a top-gatestructural In 2 O 3 nanowire transistor with graphene gatesource-drain electrodes on a quartz wafer, demonstrating that the image under the quartz substrate is clearly visible. 4 , and eff ' 78 cm 2 /(VÁs). When metal electrodes such as Al, Ti, and ITO were applied to the In 2 O 3 nanowire in previous studies, the parameters of electrical characteristics were V th ¼ À10 to 0 V, SS < 2:2 V/dec, I on =I off > $10 3 , and eff ¼ 6:93{1200 cm 2 /(VÁs). 15, [17] [18] [19] While the geometrical parameters of the devices such as nanowire diameter, channel length, and gate dielectric material and its thickness are all different from one another, the In 2 O 3 nanowire transistor characteristic based on graphene gate-source-drain electrode fabricated in this study is comparable to In 2 O 3 nanowire transistor characteristics in previous studies. Thus, it is possible to substitute the conventional metal electrodes with graphene electrodes to obtain In 2 O 3 nanowire transistor characteristics. Figure 3(b) shows the drain-current versus drain-source voltage (I ds -V ds ) characteristics of the In 2 O 3 nanowire transistor that consists of graphene gate-sourcedrain electrodes. When the voltage V gs was varied in steps of 0.5 V in the range from À5 to À2 V and V ds was swept in the range of 0-3 V, the current values at V gs ¼ À2 V and V ds ¼ 3 V increased to 262 nA [ Fig. 3(b) ]. Figure 4 shows the measured two-terminal currentvoltage (I-V ) characteristics and the schematic band diagram of a representative In 2 O 3 nanowire transistor that utilizes graphene contacts. A device in which the graphene source and drain electrodes are bridged by a nanowire can be modeled in two different ways: (i) as a nanowire resistor that is connected by two ohmic contacts, or (ii) as two asymmetric Schottky diodes that are inversely connected back-to-back, bridging the nanowire channel. The I-V curve, depicted in Fig. 4(a) , exhibits nonlinearity at low bias, suggesting that the device is in accordance with the two backto-back Schottky contact model in which the nonlinear I-V characteristics were dominated by the reverse-bias transport of electrons from the graphene electrode to semiconductor nanowires. 20, 21) The corresponding energy band diagram for a nanowire transistor at zero bias is shown in Fig. 4(b) . Note that the carriers injected from the source to the channel by thermionic emission are turned on (off) when the gatevoltage-controlled energy-barrier height is lowered (elevated). The large zero-bias Schottky barrier height (È Bn ) [ Fig. 4(b) ] extracted from the difference between the work function of the graphene film (4:5 AE 0:2 eV) and the electron affinity of In 2 O 3 (3.7 eV) is also in good agreement with the Schottky contact model. 17, 22) However, linear I-V characteristics that are expected from the ''two ohmic contacts'' model were observed under large bias at voltages over AE0:5 V. It is well known that, as the barrier height or width decreases, ohmic-like contact characteristics rather than Schottky diode characteristics become more distinctive. Therefore, the effect of the Schottky barrier is expected to be suppressed in the high-bias region, suggesting that the height (and/or width) of the Schottky barrier is decreased under the applied bias.
A physical analysis was performed in order to understand the electrical properties of the In 2 O 3 nanowire to graphene contact and to verify the Schottky contact modeling. Based on the Schottky contact model, the dominance of tunneling versus thermionic emission can be determined from the tunneling parameter E 00 . In this study, E 00 of 12-22 meV was calculated from the following equation:
where h is the Planck constant, N D [ð1:1{3:8Þ Â 10 18 cm À3 ] is the doping concentration of the In 2 O 3 nanowire, and m Ã (¼ 0:3m 0 ) and " s (¼ 9:0" 0 ) are the electron effective mass and permittivity of the In 2 O 3 nanowire, respectively. 18, [22] [23] [24] Note that the extracted value of E 00 is comparable to the thermal energy (kT ) of 25 meV at T ¼ 300 K, suggesting that the tunneling has a large impact on the current transport and that the thermionic-field emission (TFE) mechanism is the dominant process at the graphene electrode to In 2 O 3 nanowire Schottky contacts. Furthermore, as the TFE mechanism dominates, the Schottky barrier height is expected to be modified by image force lowering with bias. 22) The barrier lowering under applied bias (V A ) of 0.3, 0.7, and 1.1 V is calculated as 0.07 (0.05), 0.09 (0.06), and 0.10 (0.07) eV, respectively, for E 00 ¼ 22 meV (12 meV), using the equation: These values are consistent with the improved transparency of the contact at large bias, as shown in Fig. 4(a) . Also, as the width of the Schottky barrier becomes thinner with applied bias, the tunneling through the barrier is expected to be more dominant at large bias, and hence larger currents. 25) In addition, the asymmetric I-V curve seems to have originated from the difference in contact area between metal and nanowire owing to the different lengths of nanowires on the source electrode side and the drain electrode side.
22 
where the junction area (A c ) is defined by the surface area of the cylindrical In 2 O 3 NW wrapped around by the graphene electrodes (A c ¼ 2r nw L T ). The transfer length (L T ) of the contact is calculated as 0.99-1.08 m (for E 00 of 12-22 meV) using
where the resistivity of the nanowire is given by s ¼ 1=q= eff =N D . Using Eqs. (4) and (5), R c can be calculated as 8:09 Â 10 6 (2:55 Â 10 7 ) for E 00 ¼ 22 meV (12 meV). This value can be considered as an adequate level to be applied to the electrodes of displays or transistor devices, in the sense that the general contact resistance between a nanowire and metals such as Al and Ti is around ð0:1{10Þ Â 10 6 .
22)
In summary, a single-step process of simultaneous gatesource-drain electrode formation using graphene thin films was employed to fabricate a highly transparent top-gatestructural In 2 O 3 nanowire transistor. The transmittance of an In 2 O 3 nanowire transistor with graphene gate-source-drain electrodes on a quartz substrate was measured to be 88.5-90.3% in the visible range (400-780 nm). This value was much higher than that of the In 2 O 3 nanowire transistor with ITO gate and source-drain electrodes (82%), and was comparable to the value obtained for a bare quartz substrate (93.3-93.7%). The as-grown graphene could be well transferred along the submorphology of substrates with various patterns, such as the randomly distributed In 2 O 3 nanowire of 60 nm diameter and the patterned SiO 2 layer of 50 nm thickness. The V th , SS, I on , and eff of the fabricated In 2 O 3 nanowire transistor with graphene gate-source-drain electrodes were À4:54 V, 0.43 V/dec, 106 nA, and $78 cm 2 /(VÁs) respectively. In addition, the contact resistance between graphene and In 2 O 3 nanowires was around 8:09 Â 10 6 -2:55 Â 10 7 , which is comparable to the contact resistance between Al or ITO metals and nanowires. These results help to increase the range of structural possibilities for devices that make use of graphene as conducting electrodes, which are expected to be widely used in the future fabrication of integrated circuits, displays, and energy devices.
